Teams at Cadence Design Systems

The Principal Verification Engineer will design verification environments and methodologies for memory controllers, collaborating with design engineers and creating automated test environments.

The role involves maintaining Unix systems, automating operations, troubleshooting issues, and improving IT infrastructure performance globally within a large team.

Collaborate with business partners on revenue recognition, perform contract analysis, prepare revenue entries, and ensure SOX compliance.