Microchip Technology Inc. Logo

Microchip Technology Inc.

Principal Engineer - CAD Physical Verification

Posted 4 Days Ago
Be an Early Applicant
In-Office
6 Locations
Senior level
In-Office
6 Locations
Senior level
Lead development and support of physical verification flows using Calibre/Pegasus/Hercules. Build regression tests, debug PV issues, develop and verify DRC/LVS/PERC rule decks, and support layout and design engineers across multiple foundries and process nodes.
The summary above was generated by AI

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description:

The CAD group at Microchip offers global support for multiple technology nodes and tools used in product development providing innovative solutions for the design community. The candidate will focus on flow development and support for back end physical verification. If you have a solid software background and are interested in supporting semiconductor chip design, this maybe the job for you.

Expertise using Siemens Calibre and/or Cadence Pegasus DRC, LVS and PERC tools is paramount. Candidate should not only know how to run the tools and debug results, but also have strengths in developing the verification run decks and in automating flow/procedures.

An overall strong understanding in both the digital and analog sides of design is important to be effective, since development and support work will span a variety of design styles. Additionally, both circuit/electrical and layout/physical knowledge is important.

The candidate will:

  • Develop physical verification regression test cases to QA physical verification decks
  • Support Layout and Design engineers with physical verification activities using verification tools such as Siemens Calibre, Cadence Pegasus, or Synopsys Hercules
  • Utilize Knowledge of advanced EDA methods to support ESD, ERC, Voltage-Aware DRC, via doubling methodologies, etc.
  • Work with Technology Development and Device Engineering to develop DRC rules, additional devices, and design for manufacturability checks
  • Develop rule decks as needed to support flow
  • Verify and enhance foundry rule decks
  • Support remote sites worldwide with layout verification activities
  • Support debug of physical verification issues
  • Work as a member of team to develop flows to improve quality and reliability of devices

The tasks this candidate will be assigned depends on their experience. There are several areas in which we are shorthanded. Potential task assignments would include:

  • Building of regression test cases for several PDKs of various process technologies
  • Supporting 4nm to 600nm PDKs from TSMC, Global Foundries, Vanguard, Dongbu, Magnachip, etc.
  • Calibre/Pegasus PERC – several PDKs still require PERC setup.

Requirements/Qualifications:

  • 8+ years developing and supporting physical verification activities
  • In depth knowledge of Calibre DesignRev scripting
  • Fluent with SVRF and TVF
  • Accomplished at debugging PV issues with RVE, Vue or other EDA visualizer
  • Familiar with customizing Calibre Interactive Skilled with Tcl/Tk, Perl, Python, and other programming languages, inside and outside of EDA tools
  • Solid knowledge of layout rules and concepts, device identification concepts, and foundry rules
  • Strong knowledge of Design for Manufacturing solutions affecting quality, reliability, and yield of designs
  • Prefer extensive knowledge of Calibre/Pegasus/Hercules syntax and semantics, or similar layout verification tool
  • Strong knowledge of Cadence Virtuoso and/or CalibreDRV
  • Prefer Extraction, Reliability and Dynamic Noise related knowledge
  • Excellent verbal and written communication and interpersonal skills

Travel Time:

0% - 25%

Pay Range:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive base pay, restricted stock units, and quarterly bonus payments. In addition to these components, our package includes health benefits that begin day one, retirement savings plans, and an industry leading IESPP program with a 6-month look back feature. Find more information about all our benefits at the link below:

Benefits of working at Microchip

The annual base salary range for this position is $86,000 - $186,000.*

*Range is dependent on numerous factors including job location, skills and experience.

To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.

Top Skills

Siemens Calibre,Cadence Pegasus,Synopsys Hercules,Calibre Designrev,Svrf,Tvf,Rve,Vue,Calibre Interactive,Tcl/Tk,Perl,Python,Cadence Virtuoso,Calibredrv,Perc,Drc,Lvs,Pdk

Microchip Technology Inc. Dublin, Dublin, IRL Office

Dublin, Dublin, Ireland

Similar Jobs

6 Hours Ago
Easy Apply
Hybrid
Ireland, IRL
Easy Apply
Senior level
Senior level
Big Data • Cloud • Software • Database
The Senior Site Reliability Engineer for Observability will design, implement, and maintain observability services, ensuring system reliability, performance, and monitoring across various platforms and services.
Top Skills: FluentbitGCPJaegerKubernetesAzureMongodb AtlasQuickwitSplunkVector,AwsVictoriametrics
6 Hours Ago
Easy Apply
Hybrid
Ireland, IRL
Easy Apply
Senior level
Senior level
Big Data • Cloud • Software • Database
The Senior Product Manager will lead the strategy for MongoDB's Python offerings, engaging with developers, managing the product roadmap, and collaborating with cross-functional teams to enhance the developer experience.
Top Skills: DjangoFastapiPython
6 Hours Ago
Easy Apply
Remote or Hybrid
3 Locations
Easy Apply
Senior level
Senior level
Fitness • Hardware • Healthtech • Sports • Wearables
The Senior Visual Merchandising Manager will design, implement, and manage retail presentations globally while collaborating with teams and vendors to ensure brand excellence.
Top Skills: Ai Tools

What you need to know about the Dublin Tech Scene

From Bono and Oscar Wilde to today's tech leaders, Dublin has always attracted trailblazers, with more than 70,000 people working in the city's expanding digital sector. Continuing its legacy of drawing pioneers, the city is advancing rapidly. Ireland is now ranked as one of the top tech clusters in the region and the number one destination for digital companies, with the highest hiring intention of any region across all sectors.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account